Seeking an experienced RTL Design Verification Engineer with expertise in Verilog/SystemVerilog, UVM, and ASIC design flow. Proven ability in functional and performance verification, along with strong problem-solving skills. Experience with formal verification tools and methodologies is a plus.