We are looking for an RTL Design Verification Engineer with 3+ years of experience in RTL design verification. You should be proficient in Verilog/SystemVerilog and have experience with industry-standard verification methodologies (OVM/UVM). Strong understanding of ASIC design flow and verification techniques is required.