Cadence seeks a Sr Principal Product Validation Engineer with expertise in HDLs, EDA tools, and functional verification of complex digital systems. Strong experience in SystemVerilog, C++, UVM, and knowledge of protocols like PCIe, USB3/4, DP is a plus. Join a team developing impactful technology.