Chassis Power Architect, Silicon
Job Summary
Job Description
- Bachelor's degree in EE/CS or related field
- 5+ years experience in power enhancement
- Experience with power management IPs
- Expertise in low power design techniques
- Proficiency in Verilog, SystemVerilog, RTL, SPICE simulations
- Experience with EDA tools (Conformal LP, Power-Artist, etc.)
- Post-silicon power calibration and debug experience
- Full chip power design and analysis understanding
- UPF/CPF experience
- Multi-voltage domains and power gating experience
2 skills required
Job Details
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Science, a related field, or equivalent practical experience.
- 5 years of experience in power enhancement workflow and techniques.
- Experience with power management IPs.
Preferred qualifications:
- Experience in low power design including UPF/CPF, multi-voltage domains, power gating, and on chip power management IP design.
- Experience in Verilog, SystemVerilog, RTL and gate-level SPICE simulations, and statistical SPICE models.
- Experience using EDA tools like Conformal LP, Power-Artist, DC/RC, PT/PTPX, Incisive/VCS.
- Experience in post-silicon power calibrations and debug.
- Experience in design and analysis of full chip power with an understanding of clock, reset, and power sequencing interactions.
About the job
Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
As part of the Google Silicon Platform IP Architecture team, you will collaborate with SoC and IP hardware architects and Design Engineers to drive next generation power management controller and chassis power optimization in advanced technology nodes, focused on Google Tensor SoC and other associated products.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Drive architecture and microarchitecture development for next generation power management controllers all the way from specification to SoC deployment.
- Come up with Power optimization methods for various chassis IP’s.
- Influence Power methodology for design, verification and implementation of deep submicron SoCs.
- Develop innovative plans to achieve power optimization from circuit to system level.
- Influence generic power management IPs to drive clock, reset, and power controls.
Similar Jobs
Skillz
Rivos
EInfochips (An Arrow Company)
ByteDance
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
Microsoft
PwC
PwC
Hitachi
Get notifed when new similar jobs are uploaded
Jobs in Worldwide
Looks like we're out of matches
Research & Development Jobs
![Krafton - [Deep Learning Div.] Deep Learning Applied Research Scientist Internship (3년 이상 / 인턴)](/_next/image?url=https%3A%2F%2Foutscal-assets.s3.ap-south-1.amazonaws.com%2Fcompany%2Fproduction%2F16-11-2023%2F80ad888d-4837-48d9-8b65-0ffdee910f35.png&w=256&q=50)
Krafton
Intel Corporation
Assystems
Fabric
Get notifed when new similar jobs are uploaded
About The Company
A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.
Get notified when new jobs are added by Google
