Tenstorrent seeks a Staff Design Verification Engineer for their CPU Subsystem. You'll define verification plans, develop DV environments in SV/UVM, and execute test plans to ensure quality and reliability. Experience with System Verilog, UVM, and cache/NOC interconnect verification is essential.